

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Cancelled).

2. (Currently Amended): ~~The circuit according to claim 1, wherein A~~
signal processing circuit for processing a signal reproduced from a CD, comprising:
a CD-ROM decoder for decoding incoming CD-ROM data by using a memory;
and
an anti-shock controller for causing a predetermined amount of incoming
audio data to be stored in said memory, and reading and outputting the audio data
from said memory, so that continuous output can be achieved even when the
incoming audio data is interrupted; wherein
said CD-ROM decoder and said anti-shock controller access said memory; and
said memory is divided into an area used for decoding the CD-ROM data, and
an area where the audio data is stored.

3 and 4. (Cancelled).

✓5. (Currently Amended): The circuit according to claim 1 9, further comprising an MP3 decoder for decoding data, encoded in MP3 format and output from said CD-ROM decoder, in MP3 format.

✓6. (Original): The circuit according to claim 5, further comprising a selection circuit for selecting either an audio signal received from said anti-shock controller or the data encoded in MP3 format received from said MP3 decoder.

✓7. (New): A signal processing circuit for processing a signal reproduced from a CD in which a CD-ROM data or CD-DA data is written, comprising:

a memory;

a CD-ROM decoder [for writing] when the CD from which the signal is to be reproduced is a CD-ROM, incoming CD-ROM data into said memory, and decoding said CD-ROM data while reading out the CD-ROM data from said memory;

an anti-shock controller [for causing] when the CD from which the signal is to be reproduced is a CD-DA, a predetermined amount of incoming CD-DA audio data to be stored in said memory, and reading and outputting the audio data from said memory, so that continuous output can be achieved even when the incoming audio data is interrupted;

a first arbiter [for generating] an output signal for controlling said memory according to a request signal from said CD-ROM decoder;

a second arbiter [for generating] an output signal for controlling said memory according to a request signal from said anti-shock controller; and

a selection circuit [for selecting] an output signal from said first or second arbiter; wherein

an output signal from said first arbiter is selected by said selection circuit when the CD from which the signal is to be reproduced is a CD-ROM, and, when the CD from which the signal is to be reproduced is a CD-DA, an output signal from said second arbiter is selected by said selection circuit.

✓8. (New): A signal processing circuit as defined in Claim 7, further comprising

an access control circuit [for outputting] to said memory, based on an output signal from said selection circuit, at least an address signal for said memory, a write-enable signal, and a read-enable signal.

9. (New): A signal processing circuit as defined in Claim 7, further comprising

an MP3 decoder for performing MP3 decoding on data encoded in MP3 format and output from said CD-ROM decoder.

10. (New): A signal processing circuit as defined in Claim 7, wherein when the CD from which the signal is to be reproduced is a CD-ROM, said CD-ROM decoder operates while said anti-shock controller stops operation, and, when the CD from which the signal is to be reproduced is a CD DA, said anti-shock controller operates while said CD-ROM decoder stops operation.

11. (New): A signal processing circuit as defined in Claim 8, wherein the access control circuit receives as an input address data from one of the CD-ROM decoder and the anti-shock controller.

12. (New): A signal processing circuit as defined in Claim 7, wherein one of the CD-DA data and the CD-ROM data is supplied to one of the anti-shock controller and the CD-ROM decoder via a data input/output circuit.

13. (New): A signal processing circuit as defined in Claim 8, wherein a subcode data and an error flag are further recorded in the memory.

14. (New): A signal processing circuit as defined in Claim 8, wherein the memory is a DRAM, and the access control circuit allows an RAS signal and a CAS signal to be output from a memory control circuit.

15. (New): A signal processing circuit as defined in Claim 8, wherein the signal processing circuit further comprises a refresh counter for generating a refresh timing of the memory.

Appl. No. 09/893,032
Amdt. Dated December 19, 2003
Reply to Office Action of August 27, 2003

Attorney Docket No. 81784.0239
Customer No.: 26021

B¹
16. (New): A signal processing circuit as defined in Claim 7, wherein when switching between the CD-DA data and the CD-ROM data, data written before the switching is overwritten by data after the switching.

17. (New): A signal processing circuit as defined in Claim 9, wherein the MP3-encoded data is supplied to the MP3 decoder from the memory.

18. (New): A signal processing circuit as defined in Claim 9, wherein the first arbiter further performs read-out control in accordance with a read-out request signal from the MP3 decoder.
